Kontron CP6002 Manuel d'utilisateur Page 36

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 42
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 35
Introduction CP6002
Page 1 - 16 ID 1036-6431, Rev. 3.0
P R E L I M I N A R Y
Switches
DIP Switches Three onboard DIP switches, SW1, SW2, and SW3, for board configuration
Reset Switch One front panel hardware reset switch
Hot Swap Switch One switch for hot swap purposes integrated in the front panel handle in
accordance with PICMG 2.1 Rev. 2.0.
LEDs
System LEDs System Status LEDs:
I0/I1 (green): Indicate the software status of the IPMI controller
WD (green): Watchdog Status
TH (green): Temperature Status
HS (blue): Hot Swap Control
Debug LEDs:
DLED0-3: Onboard LEDs for debugging purposes
(located on the rear side of the board)
Ethernet LEDs Gigabit Ethernet Status on CP6002-R1:
ACT (green): Ethernet Link/Activity
SPEED (green): Ethernet Speed
Gigabit Ethernet Status on CP6002-R1-MC and CP6002-R2-MC:
ACT (green): Ethernet Link/Activity
SPEED (green/orange/off): Ethernet Speed
Timer
Watchdog Timer Software-configurable, two-stage Watchdog with programmable timeout
ranging from 125 ms to 4096 s in 16 steps
Serves for generating IRQ or hardware reset
System Timer
The Intel® QM57 chipset contains three 8254-style counters which have
fixed uses
In addition to the three 8254-style counters, the Intel® QM57 chipset in-
cludes eight individual high-precision event timers that may be used by
the operating system. They are implemented as a single counter each
with its own comparator and value register.
IPMI
Baseboard
Management
Controller
NXP® ARM7 microcontroller with redundant 512 kB Firmware Flash and
automatic roll-back strategy
The BMC carries out IPMI commands such as monitoring several on-
board temperature conditions, board voltages and the power supply sta-
tus, and managing hot swap operations.
The BMC is accessible via two IPMBs (through the J1 and J2 connec-
tors) and one host Keyboard Controller Style (KCS) interface.
Thermal Management CPU and board overtemperature protection is provided by:
Temperature sensors integrated in processor:
Two temperature sensors for monitoring the processor cores
One temperature sensor for monitoring the graphics controller and
the memory controller
One temperature sensor integrated in the Intel® QM57 chipset for mon-
itoring the chipset
One onboard temperature sensor for monitoring the board temperature
Specially designed heat sinks
Table 1-2: CP6002 Main Specifications (Continued)
FEATURES SPECIFICATIONS
Vue de la page 35
1 2 ... 31 32 33 34 35 36 37 38 39 40 41 42

Commentaires sur ces manuels

Pas de commentaire